We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Pre-Silicon Design Verification Engineer

Advanced Micro Devices, Inc.
$171,200.00/Yr.-$256,800.00/Yr.
United States, Texas, Austin
7171 Southwest Parkway (Show on map)
May 16, 2025


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

The Core Verification Team is seeking sharp, motivated CPU Design Verification engineers interested in functional verification of x86 microprocessor cores. This role involves working on and learning about some of the industry's cutting-edge microarchitectural designs, creating verification plans for new design features and architectural enhancements. Contributions in this position will impact products that span the global x86 market, including server, desktop, and laptop designs.

THE PERSON:

The ideal candidate is continuously thinking of new ways to increase computing efficiency and performance while collaborating with a team of verification engineers to verify a state-of-the-art microprocessor core. This individual demonstrates strong problem-solving skills, effective communication, and a proactive approach to challenges. They excel in teamwork, adaptability, and possess a passion for innovation. At AMD, this candidate will champion an innovation culture that drives results and impacts product roadmaps.

KEY RESPONSIBLITIES:

  • Pre-silicon debug of complex CPU core simulation failures of the state-of-the-art x86-AMD64 microprocessor core. Developing x86 assembly level constraint random tests.
  • Developing core level checkers and irritators and preloaders and developing test plans and coverages.
  • Developing high level language test benches and test bench components including stimulus drivers, BFMs, behavioral models, monitors and checkers.
  • Debugging simulation fails and working with designers to fix design bugs.
  • Debug and root cause issues from core and platform emulation.
  • Analyzing, and closing, functional coverage.
  • Assisting with silicon observations, often requiring replication of behaviors in simulation, to root cause.

.PREFERRED EXPERIENCE:

  • Hardware verification methodology and techniques such as simulation, debug, coverage, formal, etc.
  • Simulation and debug with a Verilog based functional simulator.
  • Object Oriented Programming with C/C++ and SystemVerilog, UVM.
  • Hands-on work in C++ programming for either hardware modeling or testbench development or projects of similar scope and complexity.
  • Solid understanding of Instruction Set Architecture (x86 preferred), Indepth microprocessor micro-architecture (x86 preferred), Operating Systems fundamentals.
  • Coding in x86 Assembly language.
  • Strong Analytical skills to solve complex analytical problems.

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in Electrical Engineering/Computer Science is preferred.

#LI-BS1

#Hybrid

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-7fb47cbfc5-6j2jx)