We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Engineer II - Design

Microchip Technology Inc
United States, California, San Jose
Oct 24, 2026

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Join the Design Engineering team as an Engineer II-Design, responsible for compute-in-memory neural network modeling and algorithm implementation. Support architecture development, RTL and circuit design, integration, verification, performance, power, area, documentation, and the product lifecycle.

In this role, you will independently execute defined assignments, partner with relevant technical and business stakeholders, and help deliver reliable, high-quality engineering outcomes while driving continuous improvement.

Responsibilities:


  • Develop neural network models for architectures such as convolutional neural networks (CNNs), transformers, large language models (LLMs), and recurrent neural networks (RNNs) for analog compute-in-memory (ACIM) systems.
  • Model variation and mismatch across ACIM components.
  • Model the power, performance, and area (PPA) of ACIM solutions.
  • Implement ACIM algorithms.
  • Contribute to ACIM hardware architecture development.
  • Coordinate with engineers across design, technology, process, and test teams to advance ACIM technology.
  • Translate product specifications, neural network performance targets, and schedule needs into design requirements and plans.
  • Analyze specifications, simulations, timing, power, area, integration, risks, dependencies, and technical trade-offs for ACIM solutions.

Requirements/Qualifications:

Minimum Qualifications:


  • Bachelor's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, Physics, or a related field.
  • 2.5-5 years of experience or research in neural network modeling for compute-in-memory or neuromorphic computing.
  • Knowledge of neural network architectures, such as multilayer perceptrons (MLPs), gated recurrent units (GRUs), CNNs, and small language models (sLLMs).
  • Experience with neural network modeling for compute-in-memory systems.
  • Strong written and verbal communication skills.

Successful candidates are expected to demonstrate:


  • Reliability, accountability, and a record of sustained contributions in prior roles.
  • Effective teamwork and cross-functional collaboration.
  • Integrity and accuracy when representing qualifications, experience, and credentials.

Preferred Qualifications:


  • PhD in Electrical Engineering, Computer Science, or a related field.
  • Experience with RISC-V architecture.
  • Knowledge of nonvolatile memory technologies.
  • Knowledge of VLSI design flows.
  • Knowledge of computer architecture.
  • Experience with validation, debugging, and testing.
  • Experience with CAD and design tools, such as HSPICE/HSIM, Verilog, and Cadence Design Entry.
  • Knowledge of programming and scripting languages, such as Python, Tcl, C++, or SystemC.
  • Knowledge of semiconductor device physics.

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

60% Sitting, 30% Standing and 10% Walking, 100% indoors

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position, which could be performed in the US, is $70,304-$143,000.*

*Range is dependent on numerous factors including job location, skills and experience.

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Applied = 0

(web-9db6c7984-n6pz4)